


# MEMS Foundry Design Rules

To be the leading provider of affordable, high performance, high integrity  
MEMS inertial products and foundry services

February, 2019



# Possible area for alignment mark




## ⚙ Alignment accuracy

- Both side alignment  $\pm 5\mu\text{m}$
- Top side accuracy  $\pm 5\mu\text{m}$

## ⚙ Field size


- The size of alignment marks must be within the rectangular area



Alignment marks must be placed with the rectangular areas


# Example for alignment mark

## Mark for 1st layer




## Mark for 2nd layer

3rd to 6th : Same mark at different position




# Subsequent layers (example hole-making patterns)

Mark for 7th layer




# Back side alignment mark

Mark for R layer



# Alignment mark for back side Deep RIE

Mark for 8th layer



# Minimum dimension

Process	Pattern	Minimum	Note
Si Deep RIE	Slit CD	2.0 $\mu$ m	Maximum aspect ratio is 30 and larger ratios need to be confirmed.
	Slit CD on SOI active layer	3.0 $\mu$ m	Maximum aspect ratio is 30 and larger ratios need to be confirmed.
	Trench CD on SOI active layer	3.0 $\mu$ m	Maximum aspect ratio is 30 and larger ratios need to be confirmed.
	Hole	$\Phi$ 5.0 $\mu$ m	Maximum aspect ratio is 30 and larger ratios need to be confirmed.
	Pillar	$\Phi$ 2.0 $\mu$ m	Maximum aspect ratio is 30 and larger ratios need to be confirmed.
	Maximum aspect ratio	100	L/S condition needs to be confirmed.
	Angle	88~92deg	
	Taper	Approx. 75deg	

Uniformity through the wafer depends on the pattern.



Process	Pattern	Minimum	Note
PZT etching	Top electrode on PZT	3.0μm	<p>In the case of PZT thickness 3.0μm</p>
	PZT top edge – top electrode	5.0μm	
	PZT bottom edge – bottom electrode	3.0μm	
SiO2 etching	L/S	2.0μm	
	Hole	Φ3.0μm	
Metal (Milling)	Line CD	3μm	The metal pattern must be away from PZT structure with 3x distance of PZT thickness if the metal pattern is close to the PZT structure.


# Design rule using a stepper


Process	Pattern	Minimum	Note
Exposure with Stepper M1500 UTS	Shot size	• 38mm × 11.4mm • 30mm × 15mm • 21mm × 17.5mm	Without alignment mark Alignment mark must be located in this area when necessary.
	L/S	1.0µm	In the case of photoresist thickness 1.0µm
	Wafer size	6 and 8 inch	
	Photomask	5" × 5" × 0.09"	- Two reticle alignment mark is necessary on the edge. - Mirror-reversed image

# Accuracy assurance rule

Process	Pattern	Minimum	Note
Thin metal film	Uniformity In-house : Al, Au, Cr, Ti, Pt Subcontractor : others	+/-5%  Not guaranteed	
Oxidation	Uniformity for thermal or sputter	+/-5% +/-5%	Max 3µm Max 1µm
PZT	Uniformity	+/-5%	Max 5µm
Si Deep RIE	Depth through the wafer Slit Pillar	+/-5% +/-0.5µm +/-0.5µm	Depends on recipe +/-0.1 is possible. +/-0.1 is possible.
Metal etching (Milling)	Minimum metal line CD	3µm	The metal pattern must be away from PZT structure with 3x distance of PZT thickness if the metal pattern is closed to PZT structure.

Minimum  $0.5\mu\text{m}$   $\text{SiO}_2$  is necessary for Pt or Au etching as insulation layer.





5mm black pattern from the edge is necessary to etch both sides of SOI wafer for all photomasks.

For all enquiries,  
contact [sales@siliconsensing.com](mailto:sales@siliconsensing.com)